Chinaunix首页 | 论坛 | 博客
  • 博客访问: 268940
  • 博文数量: 86
  • 博客积分: 0
  • 博客等级: 民兵
  • 技术积分: 398
  • 用 户 组: 普通用户
  • 注册时间: 2014-09-27 15:56
文章存档

2017年(3)

2015年(21)

2014年(62)

我的朋友

分类: LINUX

2014-11-17 16:58:16

LCDK_MMC.cfg

点击(此处)折叠或打开

  1. Boot Mode=MMC/SD0
  2. Boot Speed=25
  3. Flash Width=1
  4. Flash Timing=3ffffffd
  5. Configure Peripheral=True
  6. Configure PLL0=True
  7. Configure SDRAM=False
  8. Configure PLL1=True
  9. Configure DDR2=True
  10. Configure LPSC=True
  11. Configure Pinmux=False
  12. Enable CRC=False
  13. Specify Entrypoint=True
  14. Enable Sequential Read=False
  15. Use 4.5 Clock Divider=False
  16. Use DDR2 Direct Clock=False
  17. Use mDDR=False
  18. Use DuplicateMddrSetting=False
  19. ROM ID=3
  20. Device Type=0
  21. Input Clock Speed=24
  22. Clock Type=0
  23. PLL0 Pre Divider=1
  24. PLL0 Multiplier=25
  25. PLL0 Post Divider=2
  26. PLL0 Div1=1
  27. PLL0 Div3=5
  28. PLL0 Div7=12
  29. PLL1 Multiplier=25
  30. PLL1 Post Divider=2
  31. PLL1 Div1=1
  32. PLL1 Div2=2
  33. PLL1 Div3=3
  34. Entrypoint=c1080000
  35. SDRAM SDBCR=0
  36. SDRAM SDTMR=0
  37. SDRAM SDRSRPDEXIT=0
  38. SDRAM SDRCR=0
  39. DDR2 PHY=c5
  40. DDR2 SDCR=134832
  41. DDR2 SDCR2=0
  42. DDR2 SDTIMR=264a3209
  43. DDR2 SDTIMR2=3c14c722
  44. DDR2 SDRCR=492
  45. LPSC0 Enable=
  46. LPSC0 Disable=
  47. LPSC0 SyncRst=
  48. LPSC1 Enable=13+
  49. LPSC1 Disable=
  50. LPSC1 SyncRst=
  51. Pinmux=
  52. App File String= ;
  53. AIS File Name=C:\Users\a0193370\Desktop\output.ais

Logic PD
EVM_300_mDDR_133.cfg

点击(此处)折叠或打开

  1. Boot Mode=(No Config)
  2. Boot Speed=0
  3. Flash Width=0
  4. Flash Timing=3ffffffc
  5. Configure Peripheral=False
  6. Configure PLL0=True
  7. Configure SDRAM=False
  8. Configure PLL1=True
  9. Configure DDR2=True
  10. Configure LPSC=False
  11. Configure Pinmux=False
  12. Enable CRC=False
  13. Specify Entrypoint=False
  14. Enable Sequential Read=False
  15. Use 4.5 Clock Divider=False
  16. Use DDR2 Direct Clock=False
  17. Use mDDR=True
  18. ROM ID=3
  19. Device Type=0
  20. Input Clock Speed=24
  21. Clock Type=0
  22. PLL0 Pre Divider=1
  23. PLL0 Multiplier=25
  24. PLL0 Post Divider=2
  25. PLL0 Div1=1
  26. PLL0 Div3=5
  27. PLL0 Div7=12
  28. PLL1 Multiplier=22
  29. PLL1 Post Divider=2
  30. PLL1 Div1=1
  31. PLL1 Div2=2
  32. PLL1 Div3=3
  33. Entrypoint=0
  34. SDRAM SDBCR=0
  35. SDRAM SDTMR=0
  36. SDRAM SDRSRPDEXIT=0
  37. SDRAM SDRCR=0
  38. DDR2 PHY=c4
  39. DDR2 SDCR=2034622
  40. DDR2 SDCR2=0
  41. DDR2 SDTIMR=189129c8
  42. DDR2 SDTIMR2=380fc700
  43. DDR2 SDRCR=c0000405
  44. LPSC0 Enable=
  45. LPSC0 Disable=
  46. LPSC0 SyncRst=
  47. LPSC1 Enable=
  48. LPSC1 Disable=
  49. LPSC1 SyncRst=
  50. Pinmux=
  51. App File String=
  52. AIS File Name=
EVM_456_mDDR_150.cfg

点击(此处)折叠或打开

  1. Boot Mode=UART2
  2. Boot Speed=115200
  3. Flash Width=0
  4. Flash Timing=3ffffffc
  5. Configure Peripheral=True
  6. Configure PLL0=True
  7. Configure SDRAM=False
  8. Configure PLL1=True
  9. Configure DDR2=True
  10. Configure LPSC=False
  11. Configure Pinmux=False
  12. Enable CRC=False
  13. Specify Entrypoint=False
  14. Enable Sequential Read=False
  15. Use 4.5 Clock Divider=False
  16. Use DDR2 Direct Clock=False
  17. Use mDDR=True
  18. ROM ID=3
  19. Device Type=0
  20. Input Clock Speed=24
  21. Clock Type=0
  22. PLL0 Pre Divider=1
  23. PLL0 Multiplier=19
  24. PLL0 Post Divider=1
  25. PLL0 Div1=1
  26. PLL0 Div3=5
  27. PLL0 Div7=12
  28. PLL1 Multiplier=25
  29. PLL1 Post Divider=2
  30. PLL1 Div1=1
  31. PLL1 Div2=2
  32. PLL1 Div3=3
  33. Entrypoint=0
  34. SDRAM SDBCR=0
  35. SDRAM SDTMR=0
  36. SDRAM SDRSRPDEXIT=0
  37. SDRAM SDRCR=0
  38. DDR2 PHY=c4
  39. DDR2 SDCR=2034622
  40. DDR2 SDCR2=0
  41. DDR2 SDTIMR=1c923208
  42. DDR2 SDTIMR2=3811c700
  43. DDR2 SDRCR=c0000492
  44. LPSC0 Enable=
  45. LPSC0 Disable=
  46. LPSC0 SyncRst=
  47. LPSC1 Enable=
  48. LPSC1 Disable=
  49. LPSC1 SyncRst=
  50. Pinmux=
  51. App File String=
  52. AIS File Name=



阅读(2518) | 评论(0) | 转发(0) |
给主人留下些什么吧!~~