
10.7 interrupt
1.The GHC.IE bit enables interrupts for the entire HBA.The 32-bit IS register reports whether a port has an interrupt pending. This is a bit-mapped register indicating a bit for each of the 32 ports allowed in AHCI.
2.PxIS (status) and PxIE (interrupt enable) registers for each port.
阅读(670) | 评论(0) | 转发(0) |